Reduced Instruction Set Computing

Reduced Instruction Set Computing

Reduced Instruction Set Computing or RISC, in computer science, a type of microprocessor design that focuses on rapid and efficient processing of a relatively small set of instructions. RISC design is based on the premise that most of the instructions a computer decodes and executes are simple. As a result, RISC architecture limits the number of instructions that are built into the microprocessor but optimizes each so it can be carried out very rapidly—usually within a single clock cycle. RISC chips thus execute simple instructions faster than microprocessors designed to handle a much wider array of instructions. Families of RISC chips that are gaining popularity include Sun Microsystems' SPARC, Motorola's PowerPC, Digital Equipment Corporation's Alpha, Mips' R4000 and R4400, and Acorn's ARM.

	Author	Topic: Reduced Instruction Set Computing (Read 128 times)
0 Members and 1 Guest are viewing this topic.